Low-Density Parity-Check Code Decoder Design and Error Characterization on an FPGA Based Framework