Architectural Improvements Towards An Efficient 16-18 Bit 100-200 Msps Adc