Architectural And Functional Optimizations To The Digital Subsystem Of Active Digital Aura (Ada) Chip